Project

VerSys

A Sound Verification Platform for Early Software Development for RISC-V based Systems

The aim of the VerSys project is to develop a consistent platform for early software development based on RISC-V technology, an instruction set architecture for microprocessors which has been developed in recent years and which is open source and free of licensing costs or royalties.

In order to take advantage of the many benefits of RISC-V, a virtual prototype will be developed into a flexible and consistent development platform. This allows the software in RISC-V-based systems to be developed parallel to the hardware, which saves development time and costs.

The application areas of VerSys can be found wherever embedded and cyber-physical systems are used, from resource-saving lightweight systems in the smart home setting to computing-intensive applications with AI support in the automotive sector.

Sponsors

BMBF - Bundesministerium für Bildung und Forschung

BMBF - Bundesministerium für Bildung und Forschung

Share project:

Contact Person

Keyfacts

Images

Publications about the project

Vladimir Herdt, Daniel Große, Rolf Drechsler

In: Design, Automation and Test in Europe (DATE). Design, Automation & Test in Europe (DATE-2020) March 9-13 Grenoble France 2020.

To the publication
Vladimir Herdt, Daniel Große, Rolf Drechsler

In: Design, Automation and Test in Europe (DATE). Design, Automation & Test in Europe (DATE-2020) March 9-13 Grenoble France 2020.

To the publication
Pascal Pieper, Vladimir Herdt, Daniel Große, Rolf Drechsler

In: 57th Design Automation Conference. Design Automation Conference (DAC-2020) July 19-23 San Francisco United States 2020.

To the publication

German Research Center for Artificial Intelligence
Deutsches Forschungszentrum für Künstliche Intelligenz