Towards Automatic Hardware Synthesis from Formal Specification to Implementation

Fritjof Bornebusch¹, Christoph Lüth¹,², Robert Wille¹,³, Rolf Drechsler¹,²

¹Cyber Physical Systems, DFKI GmbH, Bremen, Germany,
²Group of Computer Architecture, University of Bremen, Germany,
³Johannes Kepler University Linz, Austria

{fritjof.bornebusch,christoph.lueth}@dfki.de, robert.wille@jku.at, drechsler@uni-bremen.de

Abstract—In this work, we sketch an automated design flow for hardware synthesis based on a formal specification. Verification results are propagated from the FSL level through the proposed flow to generate an ESL model as well as an RTL implementation automatically. In contrast, the established design flow relies on manual implementations at the ESL and RTL level. The proposed design flow combines proof assistants with functional hardware description languages. This combination decreases the implementation effort significantly and the generation of testbenches is no longer needed. We illustrate our design flow by specifying and synthesizing a set of benchmarks that contain sequential and combinational hardware designs. We compare them with implementations required by the established hardware design flow.

1 INTRODUCTION

Nowadays, circuits are in almost every part of our lives and getting more complex over time. With the increasing complexity, the number of potential failures increases as well. To reduce potential failures in circuit designs, the increasing complexity must be considered from the beginning. To address this, iterative improvements have been proposed, e.g. the consideration of hardware designs at a higher abstraction level. The established design flow specifies a hardware design at the Formal Specification Level (FSL) [12] in SysML/OCL [22, 23] which can later be verified [11, 24]. After the hardware design was specified, a SystemC [17, 27] model at the Electronic System Level (ESL) [21] is implemented. As the model is implemented manually, testbenches at this level ensure that the model corresponds to the specification [28, 29]. Finally, an implementation at the Register Transfer Level (RTL) is implemented for synthesizing the desired hardware design. Testbench generation ensures that the implementation corresponds to the model [8].

Looking at this design flow in terms of its implementation effort, it can be seen that, thus far, almost all implementation steps between the individual abstraction levels have to be conducted manually. More precisely, while a structure for a SystemC model can indeed be generated automatically from a SysML class diagram, its behavior (e.g. described by OCL constraints) have to be implemented manually. The final RTL implementation has to be implemented manually as well, because of the limitations of SystemC synthesisable subset [13, 18, 26]. This makes the implementation effort of the established design flow time-consuming. Furthermore, due to the manual translation steps, the ESL model as well as the RTL implementation rely on the quality of the generated testbenches (and any verification results obtained in higher abstraction levels usually cannot be transferred to lower abstraction levels). Consequently, similar design tasks are frequently repeated at different abstraction levels. That is, the basic problem of the established design flow is the lack of an automatic translation process between the individual levels. To address this problem, proof assistant based design flows emerged [4, 6, 10, 14]. A formal specification of a hardware design is specified and verified by the proof assistant and translated into an RTL implementation automatically afterwards. Because of the automatic propagation of verification results, this requires no testbenches to be generated at the RTL level. However, following this flow, the hardware design is specified in a restricted Domain-Specific Language (DSL). Proof assistants provide a specification language to describe programs which is used to embed such a DSL. As the DSL is focused on a certain hardware design, these approaches cannot be treated as an alternative to the established design flow as it allows the specification and synthesis of arbitrary hardware designs.

In this work, we propose a new design flow which combines the proof assistant based design flow with functional hardware description languages (HDL) [2, 5]. Proof assistants like Coq [4] provide the extraction of formal specifications into executable code [20] which we extended to extract a ClaSH model [2] which again generates an RTL implementation. Both translation steps are automatically, i.e. no testbenches need to be generated at the ESL and RTL level. The combination of proof assistants and functional HDLs provides a design flow that does not require a restricted DSL and eliminates the problems of the established design flow, as discussed above. We present our new design flow as follows: First, we motivate and discuss the established design flow in detail. In Section 3, we evaluate existing approaches with respect to the lack of automation of the established design flow and describe the proposed design flow in detail. Section 4 describes the implementation while Section 5 evaluates the new design flow and shows the obtained results. Finally, Section 6 summarizes and concludes this work.

2 MOTIVATION

In this section, we briefly review the established design flow, thus far, when aiming to realize a given formal specification as a final RTL implementation. Based on that, the main problems are discussed which provide the motivation of this work. A running example is introduced in this section which is used to illustrate the established design flow as well as the design flow proposed later in this paper.

2.1 The Established Hardware Design Flow

Formal specifications, such as SysML/OCL [22, 23], provide an abstract description of an arbitrary hardware design to be realized. These descriptions allow for formal verification [11, 24] and provide a proper starting point for the design flow as sketched in Figure 1.
A formal specification is provided in modeling languages such as the Systems Modeling Language (SysML) which describe the structure of the desired hardware design, while constraints in the Object Constraint Language (OCL) describe the behavior. Afterwards, a corresponding SystemC [17] model is to be realized. Code skeletons can straightforwardly and automatically be derived from a SysML class diagram. The functional behavior of the resulting SystemC model (as, e.g., described through OCL constraints) has to be re-implemented manually since no executable SystemC code can be derived automatically from these constraints. Since manual implementations are error-prone, the generation of testbenches ensure that the model corresponds to the specification [28, 29]. Thus, the model relies significantly on the quality of these testbenches. The resulting manual implementation of the SystemC model as well as the generation of good quality testbenches is obviously a time-consuming process. To synthesize a hardware design the final RTL implementation, e.g. in VHDL [1], has to be implemented. This step is also manual as SystemC does not support the synthesis of an arbitrary hardware design, but of a restricted subset [13, 18, 26]. As the SystemC model, the RTL implementation also relies on the quality of the generated testbenches to ensure the implementation corresponds to the model [8]. The resulting manual implementation and the generation of good quality testbenches makes this step time-consuming as well.

### 2.1.1 Specification of a Hardware Design in SysML/OCL

In this work, we consider a traffic light controller as running example which controls the lights for trams, cars, and pedestrians. Figure 2 shows a SysML specification of the system and which is specified as follows:

```sysml
context TrafficLightController
inv pedestriansTrafficLight.value = TrafficLight::Green implies
  self.trafficLightController.value = TrafficLight::Green

self.carsTrafficLight.value <> TrafficLight::Green and
self.carsTrafficLight.value <> TrafficLight::Green,

self_pedestriansTrafficLight.value <> TrafficLight::Green
simplification

self.carsTrafficLight.value <> TrafficLight::Green

self.tramsTrafficLight.value <> TrafficLight::Green

self_pedestriansTrafficLight.value <> TrafficLight::Green

self.trafficLightController.value = TrafficLight::Green

Figure 2: Safety property for the TrafficLightController as OCL constraint.
```

In addition to the SysML description, OCL constraints as, e.g., the one shown in Listing 1 are implemented to specify a desired behavior. For example, the invariant in Listing 1 specifies that if the pedestrians traffic light is green, it is not green for the cars and the trams.

#### 2.1.2 Implementation of the SystemC Model

In contrast, the precise implementations of functions such as tick (shown in Listing 2) have to be provided manually. As described above, testbenches ensure the correct behavior. After passing these testbenches, the final RTL implementation, e.g. in VHDL [1], is to be implemented which is also covered by testbenches.

```systemc
void tick(TrafficLight states)
{
    if (cars == Red && pedestrians == Red && trams == Red) {
        trams = Red;
        states = states - cars;
    } else if (cars == Yellow && pedestrians == Red && tram == Red) {
        states = states - cars;
        cars = Red;
    } else if (cars == RedYellow && pedestrians == Red && tram == Red) {
        states = states - cars;
        cars = Red;
        trams = Red;
    } else if (cars == Green && pedestrians == Red && tram == Red) {
        states = states - cars;
        cars = Green;
        trams = Red;
    } else if (cars == Yellow && pedestrians == Red && tram == Red) {
        states = states - cars;
        cars = Yellow;
        trams = Red;
    } else if (car == Yellow && pedestrians == Red && tram == Red) {
        states = states - cars;
        cars = Red;
        trams = Red;
    } else if (car == Red && pedestrians == Red && tram == Red) {
        states = states - cars;
        cars = Red;
        trams = Green;
    } else {
        states = states - cars;
        cars = Red;
    }
}
```

Listing 2: Traffic light state machine implementation of the SystemC model.

### 2.2 Problems of the Established Design Flow

The basic problem of the established design flow are the manual and time-consuming translation steps between the individual levels. As a result, the SystemC model and the RTL implementation rely on the quality of the generated testbenches as no verification results can be propagated through the design flow automatically. Using SysML/OCL at the FSL level and SystemC at the ESL level, these problems cannot be eliminated since OCL constraints cannot automatically be translated into executable SystemC code and an arbitrary SystemC model is not synthesizable. A design flow that eliminates the problems of the established one must firstly allow the specification and verification of arbitrary hardware designs and secondly propagate verification results from the FSL level to the RTL level automatically.

### 3 General Idea

In this work, we propose a new design flow which addresses the problems of the design flow discussed above. To this end, we are utilizing alternative design flows which already have been evaluated in the context of hardware verification and synthesis. These design flows already provide partial solutions to the problems discussed above. After reviewing those flows, we introduce a new design flow that combines the best of these and, by this, eliminates the problems of the established design flow.
3.1 Proof Assistant Based Hardware Design Flow

To address the lack of automation between the FSL and ESL level of the established design flow, we take a look at the verification of programs by proof assistants (so-called interactive theorem provers) [4, 6, 16]. Proof assistants are utilized for specification of programs and for verification of properties about the program’s behavior. They specify a program as a collection of recursive function definitions and data types. The specification language is a higher-order logic and a property \( \phi \) is proven if and only if \( \phi \) is derivable in this logic. This logic is indeed too expressive for automated theorem proving and the proof assistant has to be guided manually through the proof [16]. For the automatic generation of executable code (certified programming), proof assistants, such as Coq [4], support the automatic extraction from a formal specification into a functional programming language, such as Haskell or Ocaml. A functional language is embedded into the specification language of the proof assistant which enables the extraction of proofs and functions into executable code by a straightforward syntactical substitution [20].

There is already research in the area of combining proof assistants with hardware design verification and synthesis [10, 14]. Figure 3 sketches their general design flow. A Hardware Domain-Specific-Language (Hardware DSL) is embedded in the specification language of the proof assistant. The hardware design is specified as a collection of functions and data types in the DSL. Combinational circuits are described as recursive function definitions, while sequential ones are a composition of such functions in combination with a finite state machine (e.g. a Mealy machine). This machine describes the clock as a transition from one state to the next. The Hardware DSL only describes the functional behavior of the design, without the consideration of dedicated hardware properties, e.g. parallelism. This enables the automatic analysis of a specified behavior and the generation of RTL implementations [3, 15].

![Figure 3: Hardware design flow using proof assistants.](image)

At first view, this design flow addresses the problem of the established design flow, described in Section 2.2. The Hardware DSLs are indeed focused on dedicated hardware designs, e.g. multi-core CPUs [10] or low-level circuit designs [14]. The specification language already provided by the proof assistant is restricted and the DSL results in a limited expressivity of hardware designs: The Kami project [10] is not designed for describing combinational circuits while the PI-Ware project [14] is focused on low-level circuits, e.g. multiplexer or parallel prefix sum. To eliminate the problem of the restricted expressivity of hardware designs the DSL could, of course, be extended which is obviously time-consuming. The ability of proof assistants to extract executable code, however, leads to the following question: Can arbitrary hardware designs be specified by using the specification language of proof assistants and exploit their existing extraction mechanism?

3.2 Functional Hardware Description Languages

To address the lack of automation between the ESL and RTL level of the established design flow, we consider functional hardware description languages (functional HDLs). The idea of describing hardware designs using functional languages started back in the 1980s [25]. During the last 20 years functional hardware description languages became more popular and more implementations emerge [2, 5]. Analogous to the proof assistant based design flow, described above, combinational circuits are described as recursive functions and data types while sequential ones are a composition of such functions combined with a finite state machine. The unique representation of such hardware design models and the structured communication between their components, ensured by the type system, enables the automatic analysis and synthesis into an RTL implementation. Figure 4 sketches the synthesizing of hardware designs by functional HDLs.

![Figure 4: Hardware design flow using functional hardware description languages.](image)

Simply replacing SystemC [17] by functional HDLs does not solve the problem of the established design flow, discussed in Section 2, since it is not possible to automatically generate an executable functional model from an arbitrary SysML/OCL [22, 23] specification. As functional HDLs enables the modeling of arbitrary hardware designs, the following question emerges: Can proof assistants be combined with functional HDLs for automatic hardware synthesis?

3.3 Proposed Hardware Design Flow

To eliminate the manual and time-consuming translation steps of the established hardware design flow, we merge the proof assistant based design flow with functional hardware description languages, as reviewed above. At the FSL level we use the proof assistant Coq [4, 9]. This proof assistant provides a program specification language (Gallina) which is based on an expressive formal language called the Calculus of Inductive Constructions (CiC) [4]. CiC combines higher-order logic with a richly-typed inductive design. A separate tactic language provides the implementation of user-defined proof methods. As described in Section 3.1, Coq provides the extraction from a formal specification into executable code. To generate an ESL model we extended the extraction mechanism of Coq by the functional HDL \( \text{C} \alpha \text{SH} \) [2]. In comparison with embedded functional HDLs, like Lava [5], \( \text{C} \alpha \text{SH} \) borrows its syntax.
and semantics from Haskell. This gives us access to all of Haskell’s choice elements, like case-expressions and pattern matching [2]. Combinational as well as synchronous sequential circuits, either as a Mealy or a Moore machine, can be modeled in ClaSH. ClaSH itself supports the generation of different RTL implementations, e.g., VHDL, Verilog or SystemVerilog, from a model. Figure 5 sketches our proposed design flow.

By combining proof assistants with functional hardware description languages, we propose a new design flow that does not require manual translation steps as the established one, described in Section 2.1. The automatic translation steps reduce the implementation effort significantly what accelerates the entire hardware design process. Only a specification at the FSL level is needed while the ESL and RTL implementation are generated automatically. The proposed design flow does also not rely on testbench generation at the ESL and RTL level as verification results from the FSL level are propagated through the entire flow automatically.

4 IMPLEMENTATION OF THE PROPOSED HARDWARE DESIGN FLOW

To show how our proposed design flow is implemented, we consider the trafficLightController example, described in Section 2. This section shows the specification in Coq as well as the generated code in ClaSH to give an overview of how hardware designs are specified and verified in the proposed design flow. The same transitions of the state machine, as shown in Listing 2, are used. For this reason, we only show its function definition rather than its implementation in the following sections.

4.1 Specification and Verification of Hardware Designs in Coq

Low-level hardware description languages, such as VHDL or Verilog, use fixed size bit vectors for describing the input and output of a circuit. To implement such bit vectors functional, dependent types are used [7]. The CompCert [19] compiler provides such data types as a library for Coq which we utilized to describe signed and unsigned types. This implementation of dependent types allows us to specify the communication between the individual components of a hardware design in the same way as ClaSH does. Line 2 of Listing 3 shows a dependent type for an unsigned 32 bit vector. Sequential circuits in functional HDLs are modeled as state machines. The function definition for ClaSHs Mealy machine in Coq looks like this: mealy (f : S → I → (S×O)) (s: S) (list(I)) : list(O). An input list I is mapped to an output list O by a transition function f. This function takes two parameters: a state of the type S and an input of the type I which calculates the output (S×O).

After specifying the hardware design we need to verify that this specification corresponds to the safety property described in Listing 1. Listing 4 shows this safety property in Coq specification language. It says: for all states we call tick for and the resulting traffic light for the pedestrians is green, then it is not green for the cars and for the trams. To specify arbitrary hardware designs in Coq, all we need is a specification of the state machine (Mealy or Moore) in combination with dependent types to describe the desired design and to extract it into a valid ClaSH model automatically.

4.2 Automatic Generation of ClaSH Models

To generate a ClaSH [2] model at the ESL level, we extended Coq’s extraction mechanism to generate such a model from an arbitrary specification [20]. This mechanism supports two ways to extract a specification. First, it extracts everything that is related to the function that should be extracted, i.e., other called functions or used data types. Second, it replaces functions or data types by those of the target language. In our case Coq’s Unsigned32.int type was replaced by ClaSHs Unsigned 32 type, as seen in Listing 5 which shows the automatic generated ClaSH model of the above specification. These replacements have to be configured ones by hand. ClaSH
5 EVALUATION

In order to evaluate the design flow proposed in this paper, we specified a set of benchmarks which describes combinational as well as sequential circuits. To show the reduction of the implementation effort of the proposed design flow compared with the established one, we applied both flows to our set of benchmarks. The final RTL implementations of both flows are synthesized on an FPGA to compare the consumed space and the maximum clock frequency.

5.1 Benchmarks

The following set of benchmarks have been implemented for evaluation purposes:

- **MAC**: The combinational multiply-and-accumulate (MAC) circuit.
- **Chaser Light**: This circuit implements a sequential chaser light that iterates over the LEDs of the FPGA we used for evaluation purposes.
- **Traffic Light**: This circuit implements an extended version of the sequential traffic light controller described in Section 4.
- **Airbag Controller**: This circuit represents a sequential airbag controller that links sensors with their corresponding airbags and triggers them independently.
- **Ticket Machine**: This circuit is a sequential ticket machine, e.g., for a tram. It offers different kinds of tickets, e.g., for children, groups or saving prices.

5.2 Implementation Effort

In this section, we compare the implementation effort of the established design flow, described in Section 2.1 with the proposed one, described in Section 3.3. To do this, we implemented every benchmark in the languages both design flows rely on. The implementation effort of the individual implementations ranges from 0.5h (MAC) to 8h (Ticket Machine).

5.2.1 Established Hardware Design Flow.

The benchmarks have been implemented in the following languages for the established design flow: SysML/OCL [22, 23], SystemC [17] and VHDL [1] which results in three manual implementations. This manual implementation effort can be applied to larger hardware designs, since it cannot be eliminated as described in Section 2.1. The verification of the SysML/OCL specification as well as the generation of testbenches for the SystemC model and the VHDL implementation further increase the implementation effort.

5.2.2 Proposed Hardware Design Flow.

The benchmarks for the proposed design flow have to be implemented only in Coq [4], since the ClaSH [2] model as well as the final VHDL [1] implementation have been generated automatically. The implementation effort of the Coq specification has been the same as for the individual implementations required by the established design flow. Even though the verification of the specification in Coq would increase the implementation effort, the reduction of this effort remains as the hardware design has to be specified only ones instead of three times as discussed above.

The evaluation of the implementation effort of the established design flow and the proposed one shows that the one proposed in this work decreases this effort significantly which accelerates the hardware design process. While the established one requires three manual implementations, on the FSL, the ESL and the RTL level, the proposed one only requires one at the FSL level. From this FSL specification the model at the ESL level and the final implementation at the RTL level are generated automatically.

5.3 Quality of the Results

Doing design tasks automatically usually leads to an automatization overhead, i.e. the resulting designs are often not as efficient/compact as when the design has been determined manually. In order to evaluate that, the final VHDL [1] implementations of our benchmark set for the established as well as the proposed design flow have been synthesized on an FPGA (terasIC DE10-Lite), to measure the consumed space (LUTs/Register) and the maximum clock frequency ($f_{max}$). For synthesizing these implementations we used the Intel® Quartus Prime Software Suite. The results are provided in Table 1. The table shows that the proposed design flow is practical as all VHDL implementations have been synthesized on the FPGA. These implementations might consume more space, which is due to the fact that engineers can optimize more efficient by hand than tools. Looking at the maximum clock frequency of the Traffic Light and the Ticket Machine it shows that for some implementations the difference between those generated by the proposed design flow and by those of the established one is marginal. This shows that the design flow, proposed in this paper, can be employed in practice.

Our results show that the design flow proposed in this work eliminates the problems of the established one, described in Section 2.2. Specified and verified hardware designs generate an RTL implementation by propagating verification results automatically. Testbenches at the ESL and RTL level are no longer needed which makes the proposed design flow unsuitable for implementation errors at these levels as no manual intervention is needed.
6 CONCLUSION

In this work, we proposed a design flow to automatically generate a hardware design implementation at the RTL level from a formal and verified specification. The established flow which uses SystemC/OCL [22, 23] and SystemC [17] cannot provide such an automatic translation process as it is not possible to generate an arbitrary executable SystemC model from a SystemC/OCL specification and synthesize it afterwards into an RTL implementation automatically. This motivates our approach, and we address this problem by combining the proof assistant Coq [4] with the functional hardware description languages CλaSH [2]. We extended the automatic code extraction mechanism of Coq to automatically generate an executable CλaSH model from a non-executable but provable specification. CλaSH describes combinational as well as synchronous sequential circuits (either as a Mealy or a Moore machine). The model is synthesized into an RTL implementation automatically. Thus, the proposed design flow reduces the implementation effort compared with the established one. Since we can propagate the verification results from the FSL level down to the RTL level, we are not required to generate testbenches. This accelerates the hardware design process significantly. A set of different hardware designs were used as benchmarks to evaluate the proposed design flow and have been synthesized on an FPGA. This shows the applicability of our flow and introduced it as an alternative to the established one which opens the door for further research in this area.

ACKNOWLEDGMENTS

This work was supported by the German Federal Ministry of Education and Research (BMBF) within the project SELFIE under grant no. 01IW16001 as well as the LIT Secure and Correct System Lab funded by the State of Upper Austria.

REFERENCES


Table 1: Evaluation by comparing the consumed space and the maximum clock frequency.

<table>
<thead>
<tr>
<th>Circuit</th>
<th>established flow</th>
<th>proposed flow</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAC</td>
<td>61 / 0</td>
<td>61 / 0</td>
</tr>
<tr>
<td>Chaser Light</td>
<td>78 / 60</td>
<td>252.02 MHz</td>
</tr>
<tr>
<td>Traffic Light</td>
<td>163 / 45</td>
<td>231.75 MHz</td>
</tr>
<tr>
<td>Airbag Controller</td>
<td>128 / 110</td>
<td>240.96 MHz</td>
</tr>
<tr>
<td>Ticket Machine</td>
<td>747 / 196</td>
<td>74.48 MHz</td>
</tr>
<tr>
<td>Note: the MAC circuit is combinational. For this reason, it does not consume registers nor has a maximum clock frequency.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>