Scalable Simulation-based Verification of SystemC-based Virtual Prototypes

Mehran Goli, Rolf Drechsler

In: EUROMICRO Digital System Design Conference (DSD). Euromicro Conference on Digital System Design (DSD-2019) August 28-30 Kallithea, Chalkidiki Greece 2019.


Virtual Prototypes (VPs) at the Electronic System Level (ESL) written in SystemC language using its Transaction Level Modeling(TLM) framework are increasingly adopted by the semiconductor industry. The main reason is that VPs are much earlier available, and their simulation is orders of magnitude faster in comparison to the hardware models implemented at lower levels of abstraction (e.g. RTL). This leads designers to use VPs as reference models for an early design verification. Hence, the correctness assurance of these reference models (VPs)is critical as undetected faults may propagate to less abstract levels in the design process, increasing the fixing cost and effort. In this paper, we propose a novel simulation-based verification approach to automatically validate the simulation behavior of a given SystemC VP against both the TLM-2.0 rules and its specifications (i.e. functional and timing behavior of communications in the VP). The scalability and the efficiency of the proposed approach are demonstrated using an extensive set of experiments including a real-word VP.


Deutsches Forschungszentrum für Künstliche Intelligenz
German Research Center for Artificial Intelligence