Skip to main content Skip to main navigation

Publications

Displaying results 61 to 70 of 3334.
  1. Alonso Palomino; Andreas Fischer; Jakub Kuzilek; Jarek Nitsch; Niels Pinkwart; Benjamin Paaßen

    EdTec-QBuilder: A Semantic Retrieval Tool for Assembling Vocational Training Exams in German Language

    In: Kai-Wei Changi; Annie Lee; Nazneen Rajani (Hrsg.). Proceedings of the 2024 Conference of the North American Chapter of the Association for …

  2. Sallar Ahmadi-Pour; Muhammad Hassan; Rolf Drechsler

    Cross-Level Verification of Hardware Peripherals

    In: RISC-V Summit Europe. RISC-V Summit Europe, June 24-28, München, Germany, 2024.

  3. Jan Zielasko; Rune Krauss; Marcel Merten; Rolf Drechsler

    RISC-V Opt-VP: An Application Analysis Platform Using Bounded Execution Trees

    In: RISC-V Summit Europe. RISC-V Summit Europe, June 24-28, München, Germany, 2024.

  4. Design Automation Challenges and Benefits of Dynamic Quantum Circuit in Present NISQ Era and Beyond

    In: International Workshop on Quantum Computing: Circuits Systems Automation and Applications. IEEE Computer Society Annual Symposium on VLSI …

  5. Christina Plump; Daniel C. Hoinkiss; Jörn Huber; Bernhard J. Berger; Matthias Günther; Christoph Lüth; Rolf Drechsler

    Finding the perfect MRI sequence for your patient --- Towards an optimisation workflow for MRI-sequences

    In: The IEEE World Congress on Computational Intelligence. IEEE World Congress on Computational Intelligence (WCCI-2024), June 30 - July 5, Yokohama, …

  6. EvoAl — Codeless Domain-Optimisation

    In: The Genetic and Evolutionary Computation Conference (GECCO). Genetic and Evolutionary Computation Conference (GECCO-2024), July 14-18, Melbourne, …

  7. Khushboo Qayyum; Muhammad Hassan; Sallar Ahmadi-Pour; Chandan Jha; Rolf Drechsler

    From Bugs to Fixes: HDL Bug Identification and Patching using LLMs and RAG

    In: Proceedings of the First IEEE International Workshop on LLM-Aided Design (LAD'24). IEEE International Workshop on LLM-Aided Design (LAD-24), June …

  8. Saeideh Nabipour; Javad Javidan; Rolf Drechsler

    Trends and challenges in design of embedded BCH error correction codes in multi-levels NAND flash memory devices

    In: Memories - Materials, Devices, Circuits and Systems, Vol. 07, Elsevier, 2024.

  9. cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits

    In: IEEE Transactions on Circuits and Systems I: Regular Papers, IEEE, 2024.