The SyReC Hardware Description Language: Enabling Scalable Synthesis of Reversible Circuits

Robert Wille; Rolf Drechsler

In: The IEEE International Midwest Symposium on Circuits & Systems. IEEE International Midwest Symposium on Circuits and Systems (MWSCAS-13), The 56th IEEE International Midwest Symposium on Circuits & Systems, August 4-7, Columbus Ohio, USA, IEEE, 2013.


While reversible logic increasingly finds useful application as an emerging technology for various areas, the design of corresponding circuit structures still is in its infancy. Most of the existing approaches for synthesis or optimization are applicable for relatively small functions only. Hardware description languages enable to overcome this limitation. Combined with hierarchical synthesis schemes, they enable the specification and realization of complex logic as a reversible circuit. On the other side, the resulting synthesis schemes lead to further challenges, e.g. a significant increase in the number of additional circuit signals. In this paper, we provide an overview on the design of reversible circuits through the hardware description language SyReC. This includes a summary of the recently made accomplishments as well as a discussion of challenges still to be addressed.

Deutsches Forschungszentrum für Künstliche Intelligenz
German Research Center for Artificial Intelligence