Automated Debugging-Aware Visualization Technique for SystemC HLS Designs

Mehran Goli, Alireza Mahzoon, Rolf Drechsler

In: Euromicro Conference on Digital System Design (DSD). Euromicro Conference on Digital System Design (DSD-2021) September 1-3 Palermo/Virtual Italy 2021.


High-level Synthesis (HLS) using system-level modeling language SystemC at the Electronic System Level (ESL) is being increasingly adopted by the semiconductor industry to raise design productivity. However, errors in the high-level design can propagate down to the low-level implementation and become very costly to fix. Thus, SystemC HLS verification and debugging are necessary and important. While monitoring simulation behavior is a straightforward solution to debug a given design in the case of an error (results of verification), it can become a very time-consuming process as a large amount of data that is not necessarily relevant to the source of error is analyzed. In this paper, we propose a fast and automated debuggingaware visualization approach, enabling designers to monitor the portion of a given SystemC HLS design’s simulation behavior that is related to the erroneous output(s). Experimental results including an extensive set of standard SystemC HLS designs show the effectiveness of our approach in localizing the designs’ simulation behavior in terms of the number of visualized variables. In comparison to traditional visualization methods, our proposed approach obtains up to 96% and 91% reduction in the search space for single and multiple faulty outputs, respectively.


Deutsches Forschungszentrum für Künstliche Intelligenz
German Research Center for Artificial Intelligence