Skip to main content Skip to main navigation

Publikationen

Zeige Ergebnisse 61 bis 70 von 12062
  1. An Evolutionary Approach to Reconfigurable Scan Network Design

    In: 36. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ). GI/GMM/ITG Workshop Testmethoden und Zuverlässigkeit von …

  2. Towards ML-based Performance Estimation of Embedded Software: A RISC-V Case Study

    In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV). ITG/GMM/GI-Workshop "Methoden und …

  3. Towards Completeness: Security Coverage for System Level IFT

    In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV). ITG/GMM/GI-Workshop "Methoden und …

  4. Implicitly Solved Regularization for Learning-Based Image Registration

    In: Xiaohuan Cao; Xuanang Xu; Islem Rekik; Zhiming Cui; Xi Ouyang (Hrsg.). Machine Learning in Medical Imaging. International Workshop on Machine …

  5. Andreas Luxenburger; Jonas Mohr; Dieter Merkel; Sönke Knoch; Daniel Porta; Christian Paul; Johannes Widenka; Philipp Schäfers; Markus Baumann; Stefan Lehnhoff; Joachim Schwab

    Interactive Digital Twins for Online Planning and Worker Safety in Intralogistics and Production

    In: Proceedings of the 6th IEEE International Conference on Artificial Intelligence & extended and Virtual Reality. IEEE International Conference on …

  6. JPPF: Multi-task Fusion for Consistent Panoptic-Part Segmentation

    In: SN Computer Science (SNCS), Vol. 5, Pages 0-16, Springer, 2024.

  7. Soumya Sengupta; Abhoy Kole; Kamalika Datta; Indranil Sengupta; Rolf Drechsler

    AQuCiDe: Architecture Aware Decomposition of Quantum Circuits

    In: Himanshu Thapliyal; Travis Humble. Quantum Computing: Circuits, Systems, Automation and Applications. Pages 69-87, Springer, 2024.

  8. Dynamic Realization of Multiple Control Toffoli Gate

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE-2024), March 25 - February 27, Valencia, Spain, …

  9. Complete and Efficient Verification for a RISC-V Processor using Formal Verification

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE-2024), March 25-27, Valencia, Spain, 2024.

  10. In-Memory SAT-Solver for Self-Verification of Programmable Memristive Architectures

    In: 37th International Conference on VLSI Design (VLSID). International Conference on VLSI Design (VLSID-2024), Kolkata, India, 1/2024.